The article explores the use of 64-bit posits for improved accuracy in scientific computing compared to IEEE 754 doubles. It investigates timing performance, accuracy, and hardware cost by extending the PERCIVAL RISC-V core with posit64 operations. Results show significant accuracy improvements with posit64, reducing errors and iterations needed for convergence. FPGA and ASIC synthesis results highlight the hardware cost implications of using 64-bit posits. Compiler support for posit64 numbers is discussed, along with benchmark results comparing posit32 and posit64 to IEEE 754 floats and doubles using PolyBench suite.
Іншою мовою
із вихідного контенту
arxiv.org
Глибші Запити