Optimizing End-to-End Latency for Multi-Component Embedded Systems using High-Level Synthesis Design Space Exploration

This paper presents a novel system-level High-Level Synthesis (HLS) Design Space Exploration (DSE) approach, called EtoE-DSE, that accommodates end-to-end (EtoE) latency and variable timing constraints for complex multi-component application-specific embedded systems.