Automated Design-Data Augmentation Framework for Chip Design with LLMs

Enhancing Verilog generation and EDA script creation through automated design-data augmentation.