This work aims to jointly synthesize the maximal permissible disturbance bounds and the corresponding controllers that ensure a given Signal Temporal Logic specification is satisfied under these bounds.
