Accelerating Boolean Constraint Propagation for Efficient SAT-Solving on FPGA-Based Systems

A novel hardware-accelerated SAT solver architecture that outperforms state-of-the-art solutions by efficiently mapping and runtime-managing clauses across a processor and connected FPGA.