BetterV: A Framework for Controlled Verilog Generation with Discriminative Guidance

BetterV is a framework that fine-tunes large language models on processed Verilog datasets and incorporates generative discriminators to optimize Verilog implementation for various electronic design automation (EDA) downstream tasks.