FPGA-based Distributed Union-Find Decoder for Scalable Surface Code Error Correction
A distributed Union-Find decoder that can exploit parallel computing resources to achieve sublinear average time complexity with respect to the surface code distance, enabling faster error correction for large surface codes.
