Efficient Error Detection and Correction for Processing-in-Memory Architectures
The core message of this article is to propose an efficient error detection and correction pipeline for processing-in-memory (PiM) architectures, which considers both memory and computation-induced errors.
