Effective Formal Verification of Processor Designs Using Tautology-Induced Universal Properties
TIUP effectively uses tautologies as abstract specifications to formally verify processor designs, covering both data and control paths, and simplifying the verification process for engineers.
