Generating Gaussian-Distributed Pseudo-Random Numbers Using the Logistic Map on an FPGA

This project develops a pseudo-random number generator (PRNG) using the logistic map, implemented in Verilog HDL on an FPGA and processes its output through a Central Limit Theorem (CLT) function to achieve a Gaussian distribution.