Efficient Algorithm Level Error Detection for Number-Theoretic Transform on FPGAs

The author introduces an algorithm-level fault detection scheme for NTT multiplication, aiming to enhance security and reliability while mitigating the risk of fault attacks. The approach involves simulations and FPGA implementations to showcase the effectiveness of the proposed error detection scheme.