A fast STCO framework that leverages graph neural networks to accelerate TCAD simulations, compact model development, and cell library characterization, enabling comprehensive STCO iterations with significant runtime speedups for emerging and traditional semiconductor technologies.
Efficient cell library characterization using Graph Neural Networks for Design Technology Co-Optimization.