Implementing a High-Performance Superscalar CVA6 RISC-V Processor Using a Cycle-Accurate Performance Model

A cycle-accurate performance model was developed to guide the implementation of a superscalar version of the open-source CVA6 RISC-V processor, resulting in a 40% performance improvement on the CoreMark benchmark.