The author presents an ISA-based simulation framework for Processing-in-Memory accelerators to enable independent software optimization and hardware design exploration.
